Multiple factors need to be considered when selecting an interlevel dielectric material for GaAs semiconductor device fabrication including what the electrical, mechanical, chemical, thermal, and cost requirements are and whether the material and the process are compatible with GaAs processing. In this study, we evaluated several interlevel dielectric materials for GaAs heterojunction bipolar transistor ͑HBT͒ technology. This technology requires the material to have good gapfill and planarizing characteristics, as the various device and interconnect structures can have significant topography. Additionally, the process typically can only have a maximum temperature of Ͻ300°C, as device degradation can occur at higher temperatures. The dielectric materials evaluated are plasma-enhanced chemical vapor deposition ͑PECVD͒, silicon nitride ͑Si 3 N 4 ͒, polyimide, and photodefinable polybenzoxazole ͑PBO͒. The PECVD Si 3 N 4 is mostly conformal when deposited. However, it has a high dielectric constant, cannot be used as gapfill material, and does not planarize the underlying topography, which makes multilevel metallization challenging. Polyimide and PBO, both of which need to be thermally cured, have a lower dielectric constant than PECVD Si 3 N 4 . However, the polyimide in this study has to be dry-etched, unlike the photosensitive PBO. Furthermore, the PBO has better gapfill and planarization capabilities than polyimide. Dielectrics are widely used for various applications in semiconductor device fabrication in the processing of both silicon and compound semiconductors, such as GaAs. They include applications, such as surface passivation, premetal dielectric, capacitor dielectric, interlevel dielectric, antireflective coating, final passivation, redistribution layer, and as a stress buffer layer and an encapsulant in packaging. [1] [2] [3] [4] [5] [6] [7] [8] [9] [10] [11] [12] There are several types of dielectrics that are typically used for interlevel dielectrics. The most widely used are spin-on and plasma-enhanced chemical vapor deposition ͑PECVD͒ dielectrics. The spin-on dielectrics include both organic and inorganic films, such as benzocyclobutene ͑BCB͒, spin-on glass, polyimide, polybenzoxazole ͑PBO͒, and many others. 1, 6, 7, [13] [14] [15] The most commonly used PECVD films include undoped and doped silicon dioxide ͑SiO 2 ͒, silicon oxynitride ͑SiON͒, and silicon nitride ͑Si 3 N 4 ͒. 11, 12, [16] [17] [18] [19] [20] [21] [22] [23] In GaAs technology, there are many factors that need to be taken into consideration when selecting an interlevel dielectric material, and depending on the material selected, the process flow is different. One of the most important considerations is the temperature and thermal budget constraint of the technology for which the interlevel material is to be used. For instance, while the maximum processing temperature for the backend-of-line for Si technology typically is 400°C, the maximum temperature for most GaAs technologies is 300°C or less. At temperatures higher than 300°C, significant GaAs device degradation occurs, where the interface between the typical GaAs contact metals and the GaAs epitaxial layers degrades, as Ga out-diffuses and the contact metal diffuses into the GaAs. 2, 15, 24 Therefore, the processing temperature of the interlevel dielectric material selected has to be at or below this 300°C, which includes the deposition temperature, the curing temperature, and the temperature of subsequent processes. Other factors to be considered are what type of metallization method is employed in the particular technology, which can be sputtering, evaporation, electroplating, and what metallization materials are used, such as Ti, Pt, Au, or Cu. All these metallization techniques have different dielectric and photoresist profile requirements. In addition to that, different metals require different barrier, adhesion, and seed materials. 16, 18 Another consideration when selecting an interlevel dielectric is the planarity requirement of the technology. 17, 25, 26 Typically, the metal interconnection thickness in GaAs technology can range from 1 to 6 m, unlike Si technology, which metal thickness is usually Ͻ1 m. The thicker metal results in larger topography on the wafers. Also, in GaAs heterojunction bipolar transistor ͑HBT͒ technology, there are mesas, pedestals, and trenches that are formed when creating the transistors, and which total difference in topography can be larger than 2 m. So, when combining the metal interconnections and the transistors, the topography on the wafer can be well over 3 m or larger. It is therefore preferred that the interlevel dielectric material has some flow and planarizing characteristics. A planar surface makes multilevel metallization less challenging and allows devices to be built on top of each other. This in turn allows and makes the simplification of circuit designs and the shrinking and reduction of the die size possible. Another factor to be considered is the gapfill capability of the interlevel dielectric material. In general, it is preferred that the material has good gapfill capabilities, as there may be cases when the space between structures is too small and the aspect ratio is too large. 17, [25] [26] [27] [28] These may result in difficulties in filling the gaps completely with the material without any voids forming in the narrow spaces. Also, as mentioned above, in GaAs technology, there are the trenches, mesas, and pedestals that form the transistors, and that cannot be easily filled without any voids. These include negativesloped ͑re-entrant profile͒ trenches that are typically formed when epitaxial layers of GaAs are wet-etched due to the GaAs crystal orientation.
Dielectrics are widely used for various applications in semiconductor device fabrication in the processing of both silicon and compound semiconductors, such as GaAs. They include applications, such as surface passivation, premetal dielectric, capacitor dielectric, interlevel dielectric, antireflective coating, final passivation, redistribution layer, and as a stress buffer layer and an encapsulant in packaging. [1] [2] [3] [4] [5] [6] [7] [8] [9] [10] [11] [12] There are several types of dielectrics that are typically used for interlevel dielectrics. The most widely used are spin-on and plasma-enhanced chemical vapor deposition ͑PECVD͒ dielectrics. The spin-on dielectrics include both organic and inorganic films, such as benzocyclobutene ͑BCB͒, spin-on glass, polyimide, polybenzoxazole ͑PBO͒, and many others. 1, 6, 7, [13] [14] [15] The most commonly used PECVD films include undoped and doped silicon dioxide ͑SiO 2 ͒, silicon oxynitride ͑SiON͒, and silicon nitride ͑Si 3 N 4 ͒. 11, 12, [16] [17] [18] [19] [20] [21] [22] [23] In GaAs technology, there are many factors that need to be taken into consideration when selecting an interlevel dielectric material, and depending on the material selected, the process flow is different. One of the most important considerations is the temperature and thermal budget constraint of the technology for which the interlevel material is to be used. For instance, while the maximum processing temperature for the backend-of-line for Si technology typically is 400°C, the maximum temperature for most GaAs technologies is 300°C or less. At temperatures higher than 300°C, significant GaAs device degradation occurs, where the interface between the typical GaAs contact metals and the GaAs epitaxial layers degrades, as Ga out-diffuses and the contact metal diffuses into the GaAs. 2, 15, 24 Therefore, the processing temperature of the interlevel dielectric material selected has to be at or below this 300°C, which includes the deposition temperature, the curing temperature, and the temperature of subsequent processes. Other factors to be considered are what type of metallization method is employed in the particular technology, which can be sputtering, evaporation, electroplating, and what metallization materials are used, such as Ti, Pt, Au, or Cu. All these metallization techniques have different dielectric and photoresist profile requirements. In addition to that, different metals require different barrier, adhesion, and seed materials. 16, 18 Another consideration when selecting an interlevel dielectric is the planarity requirement of the technology. 17, 25, 26 Typically, the metal interconnection thickness in GaAs technology can range from 1 to 6 m, unlike Si technology, which metal thickness is usually Ͻ1 m. The thicker metal results in larger topography on the wafers. Also, in GaAs heterojunction bipolar transistor ͑HBT͒ technology, there are mesas, pedestals, and trenches that are formed when creating the transistors, and which total difference in topography can be larger than 2 m. So, when combining the metal interconnections and the transistors, the topography on the wafer can be well over 3 m or larger. It is therefore preferred that the interlevel dielectric material has some flow and planarizing characteristics. A planar surface makes multilevel metallization less challenging and allows devices to be built on top of each other. This in turn allows and makes the simplification of circuit designs and the shrinking and reduction of the die size possible. Another factor to be considered is the gapfill capability of the interlevel dielectric material. In general, it is preferred that the material has good gapfill capabilities, as there may be cases when the space between structures is too small and the aspect ratio is too large. 17, [25] [26] [27] [28] These may result in difficulties in filling the gaps completely with the material without any voids forming in the narrow spaces. Also, as mentioned above, in GaAs technology, there are the trenches, mesas, and pedestals that form the transistors, and that cannot be easily filled without any voids. These include negativesloped ͑re-entrant profile͒ trenches that are typically formed when epitaxial layers of GaAs are wet-etched due to the GaAs crystal orientation.
Furthermore, in cases when the evaporation metallization method is utilized for the overlying metal, seams or cracks within the metal can also form if the underlying interlevel dielectric surface is not planar and has severe topography. This is due to the inherently poor conformality characteristics of the metal that are typically obtained when the metallization is performed by the evaporation method. [16] [17] [18] These overlying metal cracks and seams can result in metal discontinuity issues, and which can affect device performance and reliability. 16, 24 Therefore, it is important and beneficial for the underlying interlevel dielectric material to have these planarizing and gapfill characteristics to reduce or eliminate all the above problems and be able to perform multilevel metallization.
In addition to having good planarity and gapfill characteristics, the dielectric material also has to have acceptable dielectric constant. A film with high dielectric constant will significantly increase the undesirable inter-and intraline capacitance between metal lines, and therefore, degrading the performance of the devices. 25, 29 This is especially critical when the dimension of the structures is small and the metal spaces are narrow, and if the subsequent processes and designs require that the thickness of the interlevel dielectric film be thin or be limited to a certain range of or maximum thickness. The typical films that can be used for interlevel dielectric application for GaAs technologies include PECVD Si 3 N 4 and the spin-on dielectric materials, such as polyimide, BCB, and more recently, PBO. The PECVD Si 3 N 4 is hard, conformal, and is excellent for protection against moisture absorption. However, it has a high dielectric constant ͑ = 7.0͒. 17, 18, 20, 22 Even though polyimide has a low dielectric constant ͑ = 2.8-3.3͒ and good mechanical properties, typically, the material has poor moisture absorption characteristics. The PBO has similarly low dielectric constant ͑ = 2.9-3.2͒ and has lower moisture absorption property than polyimide. 3, 7, 14, 15, [28] [29] [30] [31] The PBO and polyimide film can be made photodefinable by adding a photosensitizer, and therefore, can be simply patterned without dry-etch process. However, compared to the PECVD Si 3 N 4 film, one of the drawbacks of most, if not all, the spin-on polymer materials, including those mentioned above, is that they need to be thermally cured at higher temperatures to obtain their desired mechanical characteristics. This curing temperature for some materials can be as high as Ͼ400°C, which can then affect and degrade the GaAs devices. 2, 16, 24 In general, cured polyimide has better mechanical characteristics than cured PBO. 3, 7, 14, 15, 17, 18, 22, [28] [29] [30] [31] In this study, we investigated and characterized the use of PECVD Si 3 N 4 , nonphotosensitive polyimide, and photosensitive PBO film as an interlevel dielectric for GaAs HBT technology. We evaluated the material characteristics of each film and compared the process flow when using each material and listed the advantages and disadvantages of each flow, including the number of process steps required and costs and cycle time associated with each flow. Furthermore, we analyzed the compatibility of each material to GaAs HBT technology by evaluating the processing temperature requirements, the planarity, and gapfill of each film and considered the electrical characteristics.
Experimental
There were three types of interlevel dielectric flows that were evaluated for GaAs HBT technology in this study. They were flows using the dielectric materials of: ͑i͒ PECVD Si 3 N 4 , ͑ii͒ polyimide, and ͑iii͒ photosensitive PBO. The PECVD Si 3 N 4 film was deposited at 300°C on a Novellus C-1 multistation sequential deposition system. The gases used were SiH 4 , NH 3 , and N 2 . The polyimide and PBO are polymer dielectric films which were applied by spincoating. The polyimide film evaluated is nonphotosensitive with a polyamic precursor with solvents of N-methyl-2-pyrollidone and S-biphenyldianhydride/p-phenylenediamine. Because the polyimide used was nonphotodefinable, the material needed to be dry-etched for patterning. The PBO film is a positive-tone, photosensitive material and comprises the precursor, which is a polyamide, photoactive compounds, and crosslinkers in addition to solvents of propylene glycol monomethyl ether acetate and 4-butyrolactone. The photopackage in this PBO material is sensitive to the typical broadband UV exposure between 350 and 465 nm.
All three dielectric films were applied on 100 mm diameter GaAs ͗100͘ wafers. The wafers were either bare GaAs test wafers or GaAs HBT device-patterned wafers. The GaAs devices including the HBTs, other active and passive devices, and interconnections were fabricated using a GaAs HBT technology utilizing various metals and dielectrics deposition and patterning process steps. The films were deposited or coated on patterned bottom or underlying metal ͑or Metal 1͒ of evaporated Ti/Au/Ti stack with a thickness of 1 or 2 m. The thickness of the PECVD Si 3 N 4 film deposited ranged from 0.4 to 0.6 m, while the thickness of the polyimide coated was 1.8 m. After coating, the polyimide film had to be cured at 300°C for 30 min. For both the dielectric flow using Si 3 N 4 and polyimide, the vias were then patterned using photoresist coating, exposed, developed, and then via dry-etching, followed by ash and descum process steps. The thickness of the PBO film coated was 2.2 m. Because the PBO is photosensitive, the via patterning was performed by exposing and developing the film itself. The develop process step was performed in aqueous solution of tetramethyl ammonium hydroxide ͑TMAH͒, after which the film was cured at 285°C for 45 min. After the via patterning, the wafers were deposited and patterned with an evaporated overlying top metal ͑Metal 2͒ of Ti/Au/Ti stack with a thickness of 2 m.
Focused-ion beam scanning electron microscope ͑FIB/SEM͒ analysis was performed using an FEI 820 dual beam system to evaluate the planarity and gapfill capability of these PECVD Si 3 N 4 , polyimide, and PBO interlevel dielectric films. Furthermore, the profile of these films and the vias formed on top of both the HBTs and interconnections were studied and compared. The coverage, conformality, and continuity of the overlying metal ͑Metal 2͒ into the vias and on top of these dielectrics with various topographies were also analyzed.
Results and Discussion
Topography in GaAs HBT technology.-The GaAs HBT technology in this study utilizes various patterning of GaAs epitaxial layers and various dielectrics and metallization deposition and patterning process steps. The patterning of the GaAs epitaxial layers results in the formation of the HBT, which comprises the emitter, base, and collector. During these process steps, including various photolithography, wet-and dry-etch, lift-off and thin-film deposition steps, mesa, pedestal, and trench structures were then created. Figure 1 shows the FIB/SEM image of the HBT region, including the emitter mesa, the base pedestal, and the collector trench after 1 m Metal 1 deposition and patterning and before interlevel dielectric application. These structures form a significant, large topography ͑Ͼ2.5 m͒ when measured from the bottom of the collector trench to the top of Metal 1 on the emitter mesa. Furthermore, there are locations where the slope of a structure ͑sidewall of the collector trench͒ is negative or where the profile of the structure is re-entrant. Figure 2a shows a 1 m thick metal serpentine interconnection test structure with 1.0 m linewidth and 1.1 m linespace, while Fig. 2b shows a 2 m thick metal serpentine test structure with 2 m linewidth and 2 m linespace before interlevel dielectric application. The thicker the metal interconnection is, the larger the topography is. The interlevel dielectric that is selected needs to be able to cover, coat, and fill these underlying large topography structures, including the transistor and various thicknesses of metal interconnections, well and with no issues. By having an interlevel dielectric, which does not have gapfill and planarity issues, reliability failures and device performance degradation can be eliminated. Furthermore, multilevel metallization is easier to achieve when the underlying surface is planar. This allows various devices to be built on top of each other.
PECVD Si 3 N 4 as an interlevel dielectric.-The PECVD Si 3 N 4 is one of the most widely used interlevel dielectrics in GaAs HBT technology, as it has good mechanical characteristics and is an excellent moisture barrier. It is also known to have good step coverage and good conformality. However, the material has a high dielectric constant ͑ = 7.0͒, which can result in undesirable intraline and interline fringe capacitance when used as an interlevel dielectric. This can affect the device performance significantly, especially when the metal space and the film thickness is small. In addition to the high dielectric constant, the PECVD material typically also has to be deposited at a deposition temperature of 300°C or higher. Even though, in general, the PECVD Si 3 N 4 deposition time is usually only about 5-15 min for a GaAs wafer in this study, depending on the deposited Si 3 N 4 film thickness, this high temperature can still result in significant GaAs device degradation.
Because the PECVD Si 3 N 4 film has good conformality when deposited, it does not have good gapfill and planarizing characteristics on various topographies. As with other films that are chemically vapor deposited using silane ͑SiH 4 ͒, this film also typically exhibits or results in a "bread-loaf" type of deposition, which occurs when the film is deposited in spaces between structures that are narrow and have large aspect ratios or structures which have a negative slope or re-entrant profile. In this instance, deposition occurs more at the top corner of the structures and less at the sidewall and at the bottom of the structures, thereby creating a feature that looks similar to a bread-loaf. 17, 18 For a narrow space between two structures and as thicker film is deposited, the top of the two bread-loaf edges may meet at a "pinch-off" point, thereby creating voids or "keyholes" below and in the space between the structures. These voids can pose problems in subsequent processing and can result in reliability issues. This can be seen in Fig. 3 , which shows that when the Si 3 N 4 thickness is 0.6 m, "bread-loafing" is formed and pinch-off points are created ͑a͒ within narrow spaces and ͑b͒ in areas below reentrant profile structures, forming voids or keyholes underneath.
Furthermore, the images also show that the overlying Metal 2 on top of the PECVD Si 3 N 4 film has discontinuity issues, forming seams or cracks at these locations due to the inherent nature of the evaporation metallization technique used in this technology. These cracks or seams can result in inferior performance of the device, and can also result in a device reliability issues. Polyimide and PBO as interlevel dielectrics.-Spin-on polymer dielectrics are also widely used as interlevel dielectrics in GaAs processing. The advantage of this type of material, in general, is that it has a lower dielectric constant than PECVD Si 3 N 4 , and which dielectric constant typically ranges from of 2.0-3.2. Furthermore, most of these materials have flow properties, and therefore, have some planarizing and gapfill characteristics, unlike the PECVD Si 3 N 4 . However, not all polymers have similarly good planarizing and gapfill characteristics as others. Figure 6 shows that when a typical polyimide is used, even though the material planarizes the underlying topography to a certain degree, some voids still occur between and under structures with re-entrant profile. These voids can be created due to unoptimized coating and curing processes. However, they can also be caused by the inherent flow, thermal, and mechanical nature of the material itself, which typically shrinks with high temperature processes.
As was discussed earlier, high temperature processes may need to be performed subsequent to the coating process of a polymer, such as the thermal curing of the material. During the high temperature curing process, cross-linking, imidization, and/or cyclization occurs, which converts the precursor to the desired polymer material. With this curing, in general, the resulting film will have improved mechanical, thermal, and chemical characteristics. However, as mentioned earlier, in many cases, the curing temperature of many of the polymers can vary from 250 to 400°C. This thermal curing process is usually performed in a convection oven, and the curing time can be as long as 4-5 h including the ramp-up and ramp-down time. This lengthy and high temperature process can significantly degrade the performance of GaAs HBT devices. 2 The two polymers investigated in this study are polyimide and PBO. Polyimide is a group of materials that is widely used as a spin-on interlevel dielectric in GaAs HBT technology. The dielectric constant of this polyimide is significantly lower than that of PECVD Si 3 N 4 . However, in general, the polyimide material is known to have poor moisture absorption characteristics. Furthermore, the polyimide evaluated in this study has to be dry-etched for patterning. PBO is another group of polymer materials, and which has recently become the polymer of choice for many thin-film applications. It has the advantage over other polymer films due to its functional group that does not have the polar carbonyl functional group ͑-CvO͒, unlike polyimide films. 2, 4, [29] [30] [31] The absence of carbonyl group in the PBO polymer prevents the formation of hydrogen bond between the polymer and water, therefore resulting in less water absorption in the film. The PBO material is known for its excellent thermal stability and the material has similarly low dielectric constant as polyimide. It is easily processed and with a photosensitizer, can be defined and patterned without any photoresist and without a dry-etch process. Furthermore, unlike many other photodefinable materials, which typically require organic solvents as a developer, the photosensitive PBO evaluated in this study uses TMAH in water, which is an environmentally benign aqueous solution. Another added advantage of this photodefinable PBO is its relatively low curing temperature of Ͼ250°C, which is significantly lower than the curing temperature of other polymers, including photodefinable and dry-etch polyimides, which typically have to be cured at Ͼ300°C or higher to obtain their desired characteristics. However, as mentioned earlier, cured PBO tends to have mechanical characteristics that are not as good as those of cured polyimide. 3, 7, 14, 15, 17, 18, 22, [28] [29] [30] [31] Comparison of interlevel dielectric process flows.-The three interlevel dielectric materials evaluated in this study have significantly different process flows due to their material characteristics and their compatibility with existing GaAs HBT technology used. Figure 7 shows the three different process flows for these interlevel dielectrics of ͑a͒ PECVD Si 3 N 4 , ͑b͒ dry-etch polyimide, and ͑c͒ photosensitive PBO, evaluated starting from the bottom metal ͑Metal 1͒ patterning/deposition process steps up to the top metal ͑Metal 2͒ patterning/deposition process steps. As can be seen, the Si 3 N 4 is deposited by using the PECVD method at 300°C, followed by via patterning, performed by coating with, exposing, and developing the photoresist on top of the underlying Metal 1. The vias are then defined by dry-etch, followed by resist strip, ash, and descum steps before the overlying Metal 2 is patterned/deposited. The polyimide interlevel dielectric flow involves the spin-coating of the polyimide material on the underlying metal, followed by the thermal curing process step performed at 300°C for 30 min. Photoresist is then coated on top of this polyimide, exposed, and developed, and followed by via-etch process step. Then the photoresist is stripped before ash and descum process steps are performed, and the Metal 2 is patterned/deposited on top of the polyimide. The photosensitive PBO process flow is different from the polyimide flow as the material does not require any photoresist for patterning. So, after coating, the PBO can immediately be via-patterned by exposing and developing the PBO material itself, followed by the curing process step at 285°C for 45 min. There is no need for dry-etch, resist strip, ash, and descum process steps to be performed.
By evaluating the number of process steps of each interlevel dielectric flow, it can be seen that the PBO flow has the least process steps and polyimide interlevel dielectric flow has the most process steps. The PBO process flow has 3 less process steps than the PECVD Si 3 N 4 flow and 4 less steps than the polyimide flow. This significantly less number of steps of the PBO flow is a large advantage over the other two flows, as there is no need to use any photoresist and dry-etch gases, and there is no need for tools to perform any PECVD, dry-etch, ash, and descum process steps. However, a cure oven is required to perform the thermal curing step of both the polyimide and PBO materials. In general, however, the cycle time to process GaAs wafers is improved when using PBO, and there is less cost associated to run this process. Gapfill and planarity analysis.- Figure 8 compares the planarity and gapfill characteristics of 0.4 m PECVD Si 3 N 4 , 1.8 m polyimide, and 2.2 m photodefinable PBO film as interlevel dielectrics in the GaAs HBT area with 1 m Metal 1. As can be seen, the PECVD Si 3 N 4 film has excellent conformality and coated the underlying structures and topography very well. However, it does not fill the gaps at all and does not planarize the underlying transistor topography. Polyimide does planarize and fill the gaps to a certain degree. However, there are still significant nonplanar areas and voids that can be observed between and under the re-entrant profile structure of the collector trench. The PBO gave the best results with much more planar surface obtained compared to the other two materials, and with no voids observed. Figures 9 and 10 show the FIB/SEM image of metal interconnection structures of 1 m thick Metal 1 serpentines and between two Metal 1 plates, respectively, both with 1.1 m gap when processed with the PECVD Si 3 N 4 , polyimide, and PBO. As shown in both figures, the PECVD Si 3 N 4 does not planarize the underlying topography at all, while the PBO gave a much more planar surface than the polyimide. Both the polyimide and PBO did not have any issues filling the gaps between the underlying Metal 1. Furthermore, as expected, there are cracks and seams observed in the overlying Metal 2 when 0.4 m PECVD Si 3 N 4 is used as the interlevel dielectric, and which were not observed when PBO or polyimide is used. The better gapfill and planarity characteristics are significant advantages of these spin-on polymers, as multilevel metallization will not be as challenging when using these polymers, and therefore which may lead to smaller designs and die size.
Conclusion
We evaluated the use of the materials of PECVD Si 3 N 4 , polyimide, and photodefinable PBO as interlevel dielectrics for GaAs HBT technology. Because of its mostly conformal deposition, the PECVD Si 3 N 4 has poor gapfill and planarity capabilities, which makes multilevel metallization challenging on the HBT wafers, which have significant topography. The material has a known high dielectric constant. However, it is a hard material and is an excellent moisture barrier. The polyimide can perform gapfill and its dielectric constant is significantly lower than that of PECVD Si 3 N 4 , and it typically has better mechanical characteristics than PBO. Polyimide has poor moisture absorption characteristics and, in general, has to be dryetched for patterning. The PBO has a similarly low dielectric constant, has a lower moisture absorption property, and better planarity and gapfill characteristics than polyimide. With a photosensitizer, PBO can be patterned without any dry-etch process. The number of interlevel dielectric process steps for PBO is much less than that of PECVD Si 3 N 4 and polyimide. The thermal curing temperature of PBO is less than that of polyimide and the deposition temperature of PECVD Si 3 N 4 , which should result in less device degradation. These results show that there are multiple factors that need to be considered when selecting an interlevel dielectric for GaAs HBT technology, including its process compatibility, material characteristics, planarity and gapfill, device requirements, cost, and cycle time. 
